

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24

2
3
4

6

7
8
9
10

11

12

13

14
15
16
17
18
19

20

21

22

23

1 35 U.S.C. 112, first paragraph rejection:

2 Claims 41, and 43-49 stand rejected under 35 U.S.C. 112, first
3 paragraph, as based on a disclosure which is not enabling. Specifically,
4 the Examiner states that the phrase "forming oxidation resistant sidewall
5 spacers" is critical and is not included in Claims 41 and 45. Applicant
6 does not agree that this specific phrase must be included in a claim to
7 enable Applicant's invention. Thus, Applicant respectfully asserts that
8 amended Claim 41, which recites among other things, that "only a
9 portion of the gate at the interface with the gate dielectric layer is
10 oxidized" and amended Claim 45, which recites among other things, that
11 "the sidewall spacers provide that only a portion of the gate at the
12 interface with the first layer is oxidized" are enabled and distinctly claim
13 embodiments of Applicant's invention without the specific language
14 suggested by the Examiner. Thus Applicant requests reconsideration of
15 amended Claims 41 and 45 as well as Claims 43, 44, and 46-49, which
16 depend respectively from Claims 41 and 45, and withdrawal of the
17 rejection.

18
19 Double Patenting rejection:

20 Claims 41-52 stand rejected under the judicially created doctrine
21 of obviousness-type double patenting as being unpatentable over Claims
22 1-41 of U.S. Patent No. 5,739,066. Applicant includes a Terminal
23 Disclaimer in compliance with 37 C.F.R. 1.321(c) filed herewith to
24 overcome this rejection.

1 35 U.S.C. 102(e) rejections:

2 Claims 45, 46 and 49 stand rejected under 35 U.S.C. 102(e) as
3 being anticipated by Park et al. (5,545,578). Applicant traverses.

4 Applicant's Claim 45 recites, among other things, "forming sidewall
5 spacers over the conductive gate's sidewalls sufficiently to cover all
6 conductive material comprising the sidewalls." (Emphasis added.) On the
7 other hand, Park et al. teach forming sidewall spacers that cover only
8 a portion of the sidewalls of the conductive material. Referring to Fig.
9 4E and the text describing that figure at Column 4, lines 58-64, Park
10 et al. describe that oxidation-prevention layer 22 is anisotropically etched
11 to form an oxidation-prevention spacer 22a that covers only the sidewalls
12 of an upper portion of the doped polysilicon layer 14 exposed by step
13 "a".

14 M.P.E.P. 706.02 states that "for anticipation under U.S.C. 102, the
15 reference must teach every aspect of the claimed invention either
16 explicitly or impliedly." Since Park et al. do not teach that all of the
17 conductive gate's sidewalls are covered by the sidewall spacers, as recited
18 in Applicant's Claim 45, Applicant respectfully submits that this rejection
19 is improper and must be withdrawn. As Claims 46 and 49 depend
20 directly from Claim 45, they too cannot be anticipated by Park et al.
21 and Applicant asserts that the rejection of these additional claims must
22 also be withdrawn. Action to this end is requested.

23 Claims 41, 45 and 46 are rejected under 35 U.S.C. 102(b) as
24 being anticipated by Chen (4,786,609). Applicant traverses.

1 Applicant's Claim 41 recites, among other things, that "only a
2 portion of the gate at the interface with the gate dielectric layer is
3 oxidized." And Applicant's Claim 45 recites, among other things,
4 "conducting an oxidizing step by channeling oxidants through the first
5 layer ... wherein the sidewall spacers provide that only a portion of the
6 gate at the interface with the first layer is oxidized." (Emphasis added
7 to both.) On the other hand, Chen teaches that the thickness of oxide
8 spacers 34 is increased by oxidizing the sidewalls of the doped
9 polysilicon layer 20A. (Col. 5, lines 3-5) And in stark contrast to
10 Applicant's invention, as claimed, Chen describes that "[t]he amount of
11 additional spacer thickness achieved ... is greater at the top of each
12 spacer 34 than at the bottom." (*Ibid.*, lines 28-30).

13 Thus Chen does not teach the limited oxidation recited in each
14 of Applicant's Claims 41 and 45 therefore failing to meet the
15 requirement of anticipation as stated in M.P.E.P. 706.02. Hence,
16 Applicant respectfully submits that this rejection is improper and must
17 be withdrawn. As Claim 46 depends directly from Claim 45, it too
18 cannot be anticipated by Chen and Applicant asserts that the rejection
19 of Claim 46 must also be withdrawn. Action to this end is requested.

20 Claims 41-42, 45-46 and 50 are rejected under 35 U.S.C. 102(b)
21 as being anticipated by Koyama (JP 64 73772). Applicant traverses.

22 Applicant's Claim 41 recites, among other things, "exposing the
23 substrate to oxidizing conditions effective to channel oxidants through
24 the gate dielectric layer and underneath the sidewall spacers joined

1 therewith wherein **only a portion of the gate at the interface with the**
2 **gate dielectric layer is oxidized.**" (Emphasis added).

3 Applicant's Claim 45 recites, among other things, that "the sidewall
4 spacers provide that **only a portion of the gate at the interface with the**
5 **first layer is oxidized.**" (Emphasis added).

6 Applicant's Claim 50 recites, among other things, "exposing the
7 substrate to oxidizing conditions effective to oxidize **only that portion of**
8 **the gate proximate the spacers and the dielectric layer.**" (Emphasis
9 added).

10 In Koyama, a first oxidation process is used to form thick SiO₂
11 layer 11 which is then covered by a layer 12 of SiN₄ which in turn is
12 formed into what appears to be sidewall spacers 12a. Applicant asserts
13 that it is clear from the comparison of Figs. 1c to 1d (or Figs. 3c to
14 3d) that the wet oxidation employed to form SiO₂ layer 7 increases the
15 thickness of film 11 along the entirety of the sidewalls of doped
16 polysilicon film 4. Hence, Koyama does not teach oxidizing conditions
17 that oxidize only the portion of the gate at the interface with the gate
18 dielectric layer as recited in Applicant's Claims 41, 45 and 50.
19 Applicant respectfully submits, therefore, that Koyama does not meet the
20 requirement of anticipation stated in M.P.E.P. 706.02 and that the
21 rejection of Claims 41, 45 and 50, and of Claim 42 and 46 which
22 depend from Claims 41 and 45, respectively, is improper and must be
23 withdrawn. Action to this end is requested.
24

1 35 U.S.C. 103(a) rejections:

2 Claims 41-43, 45-47 and 50 stand rejected under 35 U.S.C. 103(a)
3 as being unpatentable over Koyama and/or Park et al. and/or Chen
4 taken with Pintchovski et al. (5, 126, 283). Applicant traverses.

5 The Examiner states that Koyama and/or Park et al. and/or Chen
6 teach a method for forming a conductive gate of a metal oxide
7 transistor as applied above. Applicant cannot agree. While in response
8 to each of the 102 rejections above, Applicant has shown that each of
9 Koyama, Park et al. and Chen taken alone are deficient with respect to
10 Applicant's Claims 41, 45 and 50, the specific nature of these
11 deficiencies cannot be remedied by any combination of those references.

12 Both Koyama and Chen lack at least the specific teaching of
13 oxidizing only that portion of the gate adjacent or proximate the gate
14 dielectric or first layer and in fact explicitly teach methods that oxidize
15 all of the sidewalls of gate. Park et al. teaches that sidewall spacers
16 are formed on only that portion of the polysilicon gate portion's
17 sidewalls defined by step "a" (Compare Fig. 4C and Fig. 4E). In Park
18 et al. polysilicon layer 12 has a thickness of between 500-5000
19 Angstroms (col. 4, line 29). Step "a" is etched to a depth of between
20 100-1000 Angstroms (*Ibid*, line 50), thus leaving what Applicant computes
21 to be between 400-4000 Angstroms, or as much as 80%, of the
22 polysilicon gate portion that is not covered by a spacer. The
23 subsequent oxidation step of Park et al. therefore will oxidize a
24 substantial portion of gate sidewalls. Thus while Park et al. teaches

1 protecting a small portion of the gate sidewall, the specific teaching of
2 protecting essentially all of the sidewall so that only the portion of the
3 gate adjacent or proximate the gate dielectric or first layer is oxidized
4 is absent. This result is not improved upon or even substantially
5 changed where Koyama and/or Chen are combined with Park et al. as
6 the oxidation steps of each would result in the oxidation of a substantial
7 portion of the gate sidewalls of Park et al. Thus Koyama and/or Chen
8 and/or Park et al. taken individually or in any combination thereof do
9 not provide or even suggest the teaching alleged by the Examiner.

10 With regard to Pintchovski et al., the Examiner states that a gate
11 having a polysilicon layer 38, a conductive reaction barrier layer 40 and
12 an overlying metal 42 are taught. However, Pintchovski et al. does not
13 teach or suggest protecting all of the sidewalls of polysilicon layer 38.
14 Since this specific teaching is also lacking from Koyama, Chen and Park
15 et al., no combination of these references with Pintchovski et al. can
16 suggest Applicant's invention as recited in Claims 41, 45, or 50.
17 Applicant respectfully submits, therefore, that the combination of
18 Pintchovski et al. with any combination of Koyama, Chen and Park et
19 al. cannot suggest Applicant's invention as recited in Claims 41, 45 or
20 50, and is therefore improper and must be withdrawn. In addition, as
21 Claims 42 and 43 depend from Claim 41, and Claims 46 and 47 depend
22 from Claim 45, the rejection of these dependent claims is also improper
23 and must be withdrawn for at least the reasons stated above for Claims
24 41 and 45. Action to this end is requested.

1 Claims 44, 48, 49, 51 and 52 stand rejected under 35
2 U.S.C. 103(a) as being unpatentable over Koyama and/or Park et al.
3 and/or Chen taken with Pintchovski et al., as applied to claims 41-43,
4 45-47 and 50 above, and further of Brigham et al. (5, 714, 413) and
5 Kumagai et al. (5, 430, 313). Applicant traverses.

6 The Examiner alleges that "[a]s previously applied, the relied
7 references teach to form single sidewall barrier spacers on sidewalls of
8 the gate, which teaching is directed to a first embodiment of the
9 present invention ... in which single sidewall barrier spaces are used."
10 In addition, the Examiner states that Brigham et al. and Kumagai et al.
11 are both directed, at least in part, to "forming and using double sidewall
12 spacers" and are thus pertinent to Applicant's second and third
13 embodiments as claimed in Claims 44, 48, 49, 51 and 52, respectively.

14 Applicant respectfully asserts, however, that even if Brigham et al.
15 and Kumagai et al. were to teach such double sidewall spacers, no
16 combination of the previously cited art teaches or suggests Applicant's
17 underlying invention as recited in independent Claims 41, 45 and 50,
18 from which Claims 44, 48, 49 and 51 depend, respectively, or the
19 invention recited in Claim 52. As the merits of the previously cited art
20 with respect to Claims 41, 45 and 50 is presented extensively above,
21 Applicant refers the Examiner to those arguments and will direct new
22 argument herein only to Claim 52.

23 Applicant's Claim 52 recites, among other things, covering all of
24 the sidewalls of the gate structure and only oxidizing a portion of the

1 gate structure adjacent the dielectric layer. (Emphasis added). Applicant
2 has shown above that for each of the other independent claims of the
3 instant application, none of the art cited by the Examiner teaches or
4 suggests these limitations. Therefore Applicant cannot agree that the
5 "relied references teach to form single sidewall barrier spacers on
6 sidewalls of the gate" in the manner of Applicant's claims, and
7 respectfully asserts that these "relied references" are an insufficient basis
8 for this rejection under 35 U.S.C. 103(a), regardless of the teachings of
9 Brigham et al. and/or Kumagai et al. with regard to double sidewall
10 spacers. However, referring to both Brigham et al. and Kumagai et al.
11 it is seen that each reference teaches, in at least one embodiment,
12 oxidation of the entire gate sidewall during the forming of each
13 reference's double sidewall spacer (See, Brigham et al. Figs. 15A-15E
14 and col. 8, line 63 - col. 9, line 23; and Kumagai et al. Figs. 3A-3C
15 and col. 8, line 39 - col. 9, line 40). Hence Brigham et al. and
16 Kumagai et al. cannot remedy the previously shown deficiencies of the
17 relied upon art.

18 Therefore Applicant respectfully submits that the combination of
19 Brigham et al. and Kumagai et al. with any combination of Koyama,
20 Chen, Park et al. and Pintchovski et al. cannot suggest Applicant's
21 invention as recited in Claims 44, 48, 49, 51 and 52 and is therefore
22 improper and must be withdrawn. Action to this end is requested.

23 In summary, this application is believed in condition for immediate
24 allowance. Reconsideration and allowance of this application in view of

1 the amendments and remarks herein is requested. If the Examiner's
2 next anticipated action is to be anything other than a Notice of
3 Allowance, Applicant requests a telephonic interview initiated by the
4 Examiner prior to issuance of any such subsequent Action.

5 Respectfully submitted,

6
7 Dated: 12/14/99

By: 

Mark S. Matkin
Reg. No. 32,268

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
EXACTLY RECEIVED
FEB 18 2000
TECHNOLOGY CENTER 2000